

■ Ground	■ Digital Pin
■ Power	■ Analog Pin
■ LED	■ Other Pin
■ Internal Pin	■ Microcontroller's Port
■ SWD Pin	■ Default
	■ FPGA Port

If programmed with SAMD

- ⚠ MAXIMUM current per pin is 7mA
- ⚠ MAXIMUM source current is 46mA
- ⚠ MAXIMUM sink current is 65mA per pin group

If programmed with FPGA

- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVTTL is 4mA
- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVCMOS is 2mA

VIN Input voltage to the board.


NOTE: CIPO/COPI have previously been referred to as MISO/MOSI

ARDUINO.CC

Last update: 4/08/2020



This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.



■ Ground
■ Power
■ LED
■ Internal Pin
■ SWD Pin

■ Digital Pin
□ Analog Pin
■ Other Pin
■ Microcontroller's Port
■ Default
■ FPGA Port


■ Analog
■ Communication
■ Timer
■ Interrupt
■ Sercom

If programmed with SAMD
MAXIMUM current per pin is 7mA
MAXIMUM source current is 46mA
MAXIMUM sink current is 65mA per pin group


If programmed with FPGA
MAXIMUM current if the I/O standard configuration 3.3-V LVTTL is 4mA
MAXIMUM current if the I/O standard configuration 3.3-V LVCMOS is 2mA

VIN Input voltage to the board.
 NOTE: CIPO/COPI have previously been referred to as MISO/MOSI

Last update: 4/08/2020



This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.



AS4C4M16SA-7BCN (SDRAM)	
A0	A12
A1	B12
A2	A15
A3	A14
A4	D14
A5	C14
A6	D11
A7	D12
A8	E11
A9	C9
A10	B13
A11	E10
BS0	A10
BS1	B10
CS	A11
RAS	D9
CAS	B7/DATA4
WE	B11
UDQM	F9
LDQM	A7
DQ0	A2
DQ1	B4
DQ2	B3
DQ3	A3
DQ4	A4
DQ5	A5/DATA7
DQ6	B5
DQ7	A6
DQ8	F8/DATA3
DQ9	C8
DQ10	E7/DATA5
DQ11	E8/DATA2
DQ12	E6/DATA6
DQ13	D8
DQ14	D6
DQ15	B6
CKE	E9
CLK	B14

- █ Ground
- █ Power
- █ LED
- █ Internal Pin
- █ SWD Pin

- █ Digital Pin
- Analog Pin
- Other Pin
- █ Microcontroller's Port
- █ Default
- █ FPGA Port

If programmed with SAMD

- ⚠ **MAXIMUM** current per pin is 7mA
- ⚠ **MAXIMUM** source current is 46mA
- ⚠ **MAXIMUM** sink current is 65mA per pin group

If programmed with FPGA


- ⚠ **MAXIMUM** current if the I/O standard configuration 3.3-V LVTTL is 4mA
- ⚠ **MAXIMUM** current if the I/O standard configuration 3.3-V LVCMOS is 2mA

VIN Input voltage to the board.

Last update: 4/08/2020



This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.



- Ground
- Power
- LED
- Internal Pin
- SWD Pin

- Digital Pin
- Analog Pin
- Other Pin
- Microcontroller's Port
- Default
- FPGA Port
- Analog
- Communication
- Timer
- Interrupt
- Sercom

If programmed with SAMD

- ⚠ MAXIMUM current per pin is 7mA
- ⚠ MAXIMUM source current is 46mA
- ⚠ MAXIMUM sink current is 65mA per pin group

If programmed with FPGA


- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVTTL is 4mA
- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVCMOS is 2mA

VIN Input voltage to the board.

Last update: 4/08/2020



This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.



- Ground
 - Power
 - LED
 - Internal Pin
 - SWD Pin
- Digital Pin
 - Analog Pin
 - Other Pin
 - Microcontroller's Port
 - Default
 - FPGA Port

If programmed with SAMD

- ⚠ MAXIMUM current per pin is 7mA
- ⚠ MAXIMUM source current is 46mA
- ⚠ MAXIMUM sink current is 65mA per pin group

If programmed with FPGA


- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVTTL is 4mA
- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVCMOS is 2mA

VIN Input voltage to the board.

Last update: 4/08/2020



This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.



10118241-001RLF (HDMI)		
1	HPD	M16/DIFFCLK_3N
2	GND	
3	TX2N	R16
4	GND	
5	TX2P	P16
6	TX1P	K15
7	GND	
8	TX2N	K16
9	TX0P	J15/DEV_CLRN
10	GND	
11	TX0N	J16/DEV_OE
12	CLKP	N15
13	GND	
14	CLKN	N16
15		
16	GND	
17	SCL	K5/RUP1
18	SDA	L4/RDN1
19	+5V	
20	GND	
21	GND	
22	GND	
23	GND	

- Ground
- Power
- LED
- Internal Pin
- SWD Pin

- Digital Pin
- Analog Pin
- Other Pin
- Microcontroller's Port
- Default
- FPGA Port

If programmed with SAMD

- ⚠ MAXIMUM current per pin is 7mA
- ⚠ MAXIMUM source current is 46mA
- ⚠ MAXIMUM sink current is 65mA per pin group

If programmed with FPGA

- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVTTL is 4mA
- ⚠ MAXIMUM current if the I/O standard configuration 3.3-V LVCMOS is 2mA





VIN Input voltage to the board.

ARDUINO.CC

Last update: 4/08/2020



This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.


MINI PCIe_odd

MINI PCIe_even


- Ground
- Power
- LED
- Internal Pin
- SWD Pin
- Digital Pin
- Analog Pin
- Other Pin
- Microcontroller's Port
- Default
- FPGA Port

- Digital Pin
- Analog Pin
- Other Pin
- Microcontroller's Port
- Default
- FPGA Port

If programmed with SAMD

- ⚠ **MAXIMUM** current per pin is 7mA
- ⚠ **MAXIMUM** source current is 46mA
- ⚠ **MAXIMUM** sink current is 65mA per pin group

If programmed with FPGA

- ⚠ **MAXIMUM** current if the I/O standard configuration 3.3-V LVTTL is 4mA
- ⚠ **MAXIMUM** current if the I/O standard configuration 3.3-V LVCMOS is 2mA

VIN Input voltage to the board.

Last update: 4/08/2020


This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.